



# ***F6Ve SCHEMATIC Revision 1.0***

[illegible]


# F6Ve BLOCK DIAGRAM



Internal IO CON with Cable for MB



Internal IO CON with Cable for IO Board



<Variant Name>

EC IT8512

EC GPIO	Use As	Signal Name	Power
GP A0	GPO	PWR_LED#	
GP A1	GPO	CHG_LED#	
GP A2	GPO	BATSEL_3S#	
GP A3	-	-	
GP A4	GPO	LCD_BL_PWM	
GP A5	GPO	FAN0_PWM	
GP A6	-	-	
GP A7	-	-	
GP B0	GPO	CHG_EN#	
GP B1	GPO	PRECHG	
GP B2	-	-	
GP B3	ALT	SMB0_CLK <sub>Battery</sub>	
GP B4	ALT	SMB0_DAT	
GP B5	OD	A20GATE	
GP B6	OD	RCIN#	
GP B7	GPO	PM_RSMRST#	
GP C0	-	-	
GP C1	ALT	SMB1_CLK <sub>ThermalSensor</sub>	
GP C2	ALT	SMB1_DAT	
GP C3	GPO	PM_PWRBTN#	
GP C4	GPI	AC_IN_OC#	
GP C5	GPO	OP_SD#	
GP C6	GPI	BAT1_IN_OC#	
GP C7	GPI	RFON_SW#	
GP D0	GPI	PWRLIMIT#	
GP D1	GPI	PM_SUSC#	
GP D2	ALT	BUF_PLT_RST#	
GP D3	OD	EXT_SCI#	
GP D4	OD	EXT_SMI#	
GP D5	GPO	LCD_BACKOFF#	
GP D6	GPI	FAN0_TACH	
GP D7	GPO	SD_CD#_EC	
GP E0	GPO	VSUS_ON	
GP E1	GPO	SUSC_EC#	
GP E2	GPO	SUSB_EC#	
GP E3	GPO	CPU_VRON	
GP E4	GPI	PWR_SW#	
GP E5	-	-	
GP E6	GPI	LID_SW#	
GP E7	-	-	
GP F0	-	-	
GP F1	-	-	
GP F2	GPI	MARATHON#	
GP F3	-	-	
GP F4	ALT	TP_CLK	
GP F5	ALT	TP_DAT	
GP F6	GPO	THRO_CPU	
GP F7	-	-	
GP G0	GPO	PM_THERM#_EC	
GP G1	GPI	PM_SUSB#	
GP G2	-	-	
-	-	-	

[illegible]

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor(G780)	1001100x (98)
VGA Thermal IC(G781-1)	1001101x (9A)

PCIE 1	
PCIE 2	WLAN
PCIE 3	Newcard
PCIE 4	
PCIE 5	UWB(TBD)
PCIE 6	LAN

SATA 0	SATA HD
SATA1	SATA OD
SATA4	
SATA5	ESATA

USB 0	USB Conn
USB 1	
USB 2	USB Conn
USB 3	USB Conn
USB 4	CMOS Camera
USB 5	CardReader
USB 6	UWB(TBD)
USB 7	WiMax
USB 8	NewCard
USB 9	3G Card
USB 10	Bluetooth
USB 11	FINGER PRINT





Place on L1/L8, upper/lower side of inside socket. according intel layout suggestion.

Cap Follow DesignIP  
22U/6.3V 0805\_55:11G235222625320

47A for PENRYN

Decoupling guide from INTEL



VCORE 22uF/ 330uF  
VCCP 0.1uF 150uF

\* 36pcs  
\* 4pcs  
\* 6pcs for CPU  
\* 1pcs for CPU




+VCCP Decoupling Capacitor  
(Place near CPU)

## Thermal Sensor

Close to Pin A24  
& A25 of CPU







H_D#0	F2	H_D#_0		H_A#_3	A14
H_D#1	G8	H_D#_1		H_A#_4	C15
H_D#2	F8	H_D#_2		H_A#_5	F16
H_D#3	E6	H_D#_3		H_A#_6	H13
H_D#4	G2	H_D#_4		H_A#_7	C18
H_D#5	H6	H_D#_5		H_A#_8	M16
H_D#6	H2	H_D#_6		H_A#_9	J13
H_D#7	F6	H_D#_7		H_A#_10	P16
H_D#8	D4	H_D#_8		H_A#_11	R16
H_D#9	H3	H_D#_9		H_A#_12	N17
H_D#10	M9	H_D#_10		H_A#_13	M13
H_D#11	M11	H_D#_11		H_A#_14	E17
H_D#12	J1	H_D#_12		H_A#_15	P17
H_D#13	J2	H_D#_13		H_A#_16	E17
H_D#14	N12	H_D#_14		H_A#_17	G20
H_D#15	J6	H_D#_15		H_A#_18	B19
H_D#16	L2	H_D#_16		H_A#_19	E20
H_D#17	R2	H_D#_17		H_A#_20	H16
H_D#18	N9	H_D#_18		H_A#_21	J20
H_D#19	L6	H_D#_19		H_A#_22	L17
H_D#20	M5	H_D#_20		H_A#_23	A17
H_D#21	J3	H_D#_21		H_A#_24	B17
H_D#22	N2	H_D#_22		H_A#_25	L16
H_D#23	R1	H_D#_23		H_A#_26	C21
H_D#24	N5	H_D#_24		H_A#_27	J17
H_D#25	N6	H_D#_25		H_A#_28	H20
H_D#26	P13	H_D#_26		H_A#_29	B18
H_D#27	N8	H_D#_27		H_A#_30	K17
H_D#28	L7	H_D#_28		H_A#_31	B20
H_D#29	N10	H_D#_29		H_A#_32	F21
H_D#30	M3	H_D#_30		H_A#_33	K21
H_D#31	Y3	H_D#_31		H_A#_34	L20
H_D#32	AD14	H_D#_32		H_A#_35	
H_D#33	Y6	H_D#_33			
H_D#34	Y10	H_D#_34			
H_D#35	Y12	H_D#_35			
H_D#36	Y14	H_D#_36			
H_D#37	Y7	H_D#_37			
H_D#38	W2	H_D#_38			
H_D#39	AA8	H_D#_39			
H_D#40	Y9	H_D#_40			
H_D#41	AA13	H_D#_41			
H_D#42	AA9	H_D#_42			
H_D#43	AA11	H_D#_43			
H_D#44	AD11	H_D#_44			
H_D#45	AD10	H_D#_45			
H_D#46	AD13	H_D#_46			
H_D#47	AE12	H_D#_47			
H_D#48	AE9	H_D#_48			
H_D#49	AA2	H_D#_49			
H_D#50	AD8	H_D#_50			
H_D#51	AA3	H_D#_51			
H_D#52	AD3	H_D#_52			
H_D#53	AD7	H_D#_53			
H_D#54	AE14	H_D#_54			
H_D#55	AE3	H_D#_55			
H_D#56	AC1	H_D#_56			
H_D#57	AE3	H_D#_57			
H_D#58	AC3	H_D#_58			
H_D#59	AE11	H_D#_59			
H_D#60	AE8	H_D#_60			
H_D#61	AE3	H_D#_61			
H_D#62	AE2	H_D#_62			
H_D#63	AD6	H_D#_63			

ISOH


[4] H\_A#[35:3] H\_A#[35:3]

[4] H\_REQ#[4:0] H\_REQ#[4:0]

[4] H\_D#[63:0] H\_D#[63:0]


CLK\_MCH\_BCLK [7] CLK\_MCH\_BCLK# [7]
















Power disable guidelines  
Refer to Design Guide Table 103

iAMT Power disable guidelines  
Refer to Design Guide 5.3.23.4



# POWER





**CFG5 : DMI STRAP**  
H = DMI X 4 (Default)  
L = DMI X 2

**CFG6 : ITPM Host Interface(Relate to "SPI\_MOSI")**  
H = ITPM Disable (Default)  
L = ITPM enable(Can disable by SW)(F6V)

**CFG7 : Intel ME Crypto Strap**  
H = With confidentiality (Default)  
L = Without confidentiality

**CFG9 : PCIE Graphic Lane Reverse**  
H = Normal (Default)  
L = Lanes Reverse

**CFG10 : PCIE Loopback**  
H = Disable (Default)  
L = Enable

**CFG12 : ALL-Z Mode**  
H =Disable (Default)  
L = Enable

**CFG13 : XOR Mode**  
H = Disable (Default)  
L = Enable






**CFG [13:12] : XOR/ALL-Z**  
00 = Reserved  
01= XOR Mode Enabled  
10= All-Z Mode Enabled  
11= Normal Operation (Default)


**CFG19 : DMI Lane Reversal**  
H =DMI Lane Reversal  
L = Normal (Default)

**CFG20 : SDVO/PCIE CONCURRENT MODE**  
L = Only Digital display port or PCIE is Operational (Default)  
  
H = Digital display port and PCIE are operating simultaneously via the PEG port

**CFG16 : FSB Dynamic ODT**  
H =Enable (Default)  
L = Disable









P/N : 12G025C22004  
CON150A

DDR2\_DIMM\_200P  
DDR2 DIMM 200P,1.8V,H:9.2mm,ST  
12G025C22004




Layout Note: Place these Caps near SO DIMM 1

<Variant Name>



M\_A\_A[0..13] [10,14]  
M\_A\_BS[0..2] [10,14]  
M\_B\_A[0..13] [10,15]  
M\_B\_BS[0..2] [10,15]  
M\_CKE[0..3] [9,14,15]  
M\_ODT[0..3] [9,14,15]


Layout note: Place array cap close to each pullup resistors terminated to +0.9VS




<Variant Name>








## Close to CONNECTOR




## Close to CONNECTOR





[41] HDMI\_DDC\_CLK

[41] HDMI\_DDC\_DATA




Note: 1. R1930,R1931,R1932: For EMI.(default=0 ohm)  
2. HDMI\_DDC\_CLK,HDMI\_DDC\_DATA: +3V tolerant


## MDC CON.





## HDMI CON.





<Variant Name>



<Variant Name>






<Variant Name>


## SATA HDD CON

12G15100022K






## SATA ODD CON

P/N: 12G151000138





<Variant Name>



<Variant Name>






**[ICH\_TP3, ACZ\_SDOUT] : XOR Chain Entrance Strap**


00 = Reserved  
01= Enter XOR Chain  
10= Normal Operation (Default)  
11= Set PCIe Port Config Bit 1

# ICH9 Boot BIOS select

		GNT#0	SPICS#1	
LPC	11	1	1	(default)
PCI	10	1	0	
SPI	01	0	1	



## GNT#[0:3]:INT PU




**SPI\_MOSI (relate to MCH\_CFG\_6)**

**iTPM Enable**

**H: Enable (F6V)**



**L: Disable(Default)**

PCIE 1	
PCIE 2	WLAN
PCIE 3	Newcard
PCIE 4	
PCIE 5	UWB
PCIE 6	LAN




**WLAN\_ON** R2626 0Ohm


**Place within 500 mils of ICH**




USB 0	USB Conn
USB 1	USB Conn
USB 2	USB Conn
USB 3	USB Conn
USB 4	CMOS Camera
USB 5	CardReader
USB 6	UWB
USB 7	WiMax
USB 8	NewCard
USB 9	3G Card
USB 10	Bluetooth
USB 11	FINGER PRINT












<Variant Name>

<b>ASUS</b>		<b>Title : ESATA</b>	
ASUSTek COMPUTER INC		Engineer: <i>Kent Qi</i>	
Size	Project Name	Rev	
Custom	<b>F6Ve</b>	1.0	
Date: Friday, September 26, 2008		Sheet	30 of 64



FOR iTPM

D



C

C

B

8

A

A

<Variant Name>



**Title :** EMPTY

ASUSTeK COMPUTER INC

**Engineer:**

Size	Custom
------	--------

Project Name	<b>F6Ve</b>
--------------	-------------


Rev	1.0
-----	-----



Date: Friday, September 26, 2008

Sheet 32 of 64















P/N:12G182402404










<Variant Name>

<b>ASUS</b>		<b>Title : DISCHARGE</b>	
ASUSTeK COMPUTER INC		Engineer: <b>Kent Qi</b>	
Size	Project Name		Rev
Custom	<b>F6Ve</b>		1.0
Date: Friday, September 26, 2008		Sheet	37 of 64


## BT/WLAN SW




### Touch-Pad/Finger Printer Conn.




## PWR LED




## BATTERY LED




## WireLess/BT LED



## SATA LED




## Cap. Lock





<Variant Name>

<b>ASUS</b>		Title : LEDs	
ASUS TeK COMPUTER INC		Engineer: Kent Qi	
Size	Project Name	Rev	
Custom	F6Ve	1.0	
Date: Friday, September 26, 2008		Sheet	39 of 64







[9] PCIEG\_RXP[0..7]

[9] PCIEG\_RXN[0..7]











DRAM\_RST NC for DDR2




DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R


<Variant Name>




HYB18T1G161C2F-20 500MHZ  
 Qimonda: 03G15163F510  
 Samsung: 03G15163F411





HYB18T1G161C2F-20 500MHZ  
 Qimonda: 03G15133F211  
 Hynix: 03G15133F114



HYB18T1G161C2F-20 500MHZ  
 Qimonda: 03G15163F510  
 Samsung: 03G15163F411




HYB18T1G161C2F-20 500MHZ  
 Qimonda: 03G15133F211  
 Hynix: 03G15133F114






[42] CLKA0  
 [42] CLKA0#  
 [42] CKEA0  
 [42] RASA0#  
 [42] CASA0#  
 [42] WEA0#  
 [42] CSA0#  
 [42] ODTA0



[42] CLKA1  
 [42] CLKA1#  
 [42] CKEA1  
 [42] RASA1#  
 [42] CASA1#  
 [42] WEA1#  
 [42] CSA1#  
 [42] ODTA1

[42] GMAA[15..0]  
 [42] QSA[7..0]  
 [42] QSA[7..0]  
 [42] DQMA[7..0]















<Variant Name>





<Variant Name>



EMI SPRING  
F2J SPRING(H:4.7mm)





<Variant Name>

<b>ASUS</b>		<b>Title : DC &amp; BAT IN</b>	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom	<b>F6Ve</b>		1.0
Date: Friday, September 26, 2008	Sheet	47 of 64	

F6V-->F6Ve modify

- 9.1.1,Page40~45:Change GPU M82\_SE to M92-S2
- 9.1.2,Page40:change PCIE series capacitance from Y5V to X7Y
- 9.1.3,Page44:change R4408 R4410 from 0402 to 0603 and change L4411 from 600mA to 2A for current
- 9.1.4,Page22:change R2002 from 0603 to 0805 for current
- 9.1.5,Page22:remove R2201 for current
- 9.2.1,Page36:reserved R3660 for crystal X3603
- 9.2.2,Page34:place R3439 for MARATHON# pull up +3VA\_EC
- 9.2.3,Page17:remove F1702(INVERTER Pin19) for cost down
- 9.2.4,Page12:add R1210 and C1243 for VCCD\_QDAC to 1.5VS
- 9.2.5,Page33:add R3309 for PCIE\_WAKE
- 9.4.1,Page43:change same net name to divided different name, +1.8Vs\_LVDS-->+1.8Vs\_LVDS\_E and +1.8Vs\_LVDS\_F, +1.1Vs\_LVDS-->+1.1Vs\_LVDS\_E and +1.1Vs\_LVDS\_F
- 9.4.2,Page41:change R4188 to 0603 for current
- 9.5.1,Page40:remove PCIE\_[8..15] for layout
- 9.5.2,Page41:Place R4140 R4142 prevent can not link
- 9.5.3,Page41:reserved Q4103 R4157 for AC\_BATT\_Detect
- 9.8.1,Page41:move memory ID from DPVDATA[0..3] to DPVDATA[20..23]
- 9.8.2,Page41:reserved R4235 for DRAM\_RST pull up
- 9.8.3,Page41:reserved R4120,connect GPIO\_17\_thermal to EC for thermal protect.
- 9.9.1,Page29:change L2904 L2903 to R2900 R2901
- 9.9.2,Page17:change R1717 from 100K to 10K,change R1718 from 1M to 10K
- 9.9.3,Page42:reserved R4237 R4238 for pull up NC\_MEM\_CALRN0 and NC\_MEM\_CALRN1 to +1.8VS, reserved R4236 for pull down NC\_MEM\_CALRP0 to ground
- 9.9.4,Page17:reserved R4159 R4160 for GPIO\_TRSTB and PCIE\_GPIO2 pull down
- 9.18.1,Page41:reserved R4161 for GPIO\_23\_CLKREQB pull up.










input current 0.65A (1.5V0)

input current 1.248A (+1.05)



<Variant Name>



Title : POWER\_I/O\_1.5VS & 1.05VS

<OrgName>

Engineer:

Size

Project Name

Rev

Custom

F6V

1.0


Date: Friday, September 26, 2008

Sheet 82 of 64





<Variant Name>

**ASUS**<sup>®</sup>

Title :POWER\_I/O\_+3VA0

ASUSTeK COMPUTER INC. NB

Engineer:

Size	Project Name	Rev
Custom	<b>F6V</b>	1.0

Date: Friday, September 26, 2008

Sheet 84 of 64







D

C

3

A



D

C

3

A



---

5

---

4

---

3

---

2

1

<Variant Name>



**Title :** POWER\_SHUTDOWN#

ASUSTeK COMPUTER INC. NB

Engineer: *Ray*

Size
Custom

Project Name	
--------------	--

**F6V**

Rev
1.0

Date: Friday, September 26, 2008

Sheet 87 of 64

# POWER PATH & BAT\_LEARN

90 WATT

AC\_IN Threshold 2.048Vmax A/D\_DOCK\_IN  
> 17.44V active

Adapter lin(max) =  $[0.075V/Rsense(ADIN)] \cdot [VCLS/REF]$   
 $Rsense(ADIN) = 0.010ohm$   
 $VCLS = 2.5341V$   
 $\Rightarrow lin(max) = 4.5A$   
 $\Rightarrow Constant Power = 19 \cdot 4.5 = 85.5W$   
 $\Rightarrow R5710 = 20K, R5715 = 30K$

Charge Current  $I_{chg} = [0.075V/Rsense(CHG)] \cdot [VICTL/3.6V]$   
 $Rsense(CHG) = 0.025ohm$   
 $VICTL = 3V \Rightarrow I_{chg} = 2.5A$   
 $VICTL = 1.68V \Rightarrow I_{chg} = 1.4A$

$V_{batt} = Cell \cdot \{ V_{ref} + (VICTL - 1.8V) / 9.52 \}$   
 $VICTL = 1.588V \Rightarrow V_{batt} = 4.2V$

Mode pin :  $V_{mode} > 2.6V$  (tie to LDO pin)  $\rightarrow$  4 Cells  
 $2.0 > V_{mode} > 1.6V$  (floating)  $\rightarrow$  3 Cells  
 $0.8 > V_{mode}$  (tie to GND)  $\rightarrow$  Learning mode

$VICTL < 0.8V$  or  $DCIN < 7V \rightarrow$  Charger Disable

Preccharge current=150mA

[34,35] BATSEL\_2P#


[34] PRECHG

[34] CHG\_EN#


[34] BAT\_LEARN

071015

4S: Mount R8808 only  
 3S: Unmount all components  
 3S/4S: Unmount R8808, and mount others




071015



0614

070115



AC\_BAT\_SYS\_INV to Inverter connect,  
Power Trace = 60mil(min),  
Put JP8805 close to Q8800

071015

<Variant Name>

ASUS		Title : POWER_CHARGER	
ASUSTek COMPUTER INC. NB		Engineer:	
Size	Project Name		Rev
Custom		F6V	1.0
Date: Friday, September 26, 2008		Sheet 88 of 84	

D

C

3

A

<Variant Name>



**Title :** N/A

ASUSTeK COMPUTER INC. NB

Engineer: *Ehong-Ping*

Size  
Custom

Project Name	
--------------	--

**F6V**


Rev	
-----	--

1.0


Date: Friday, September 26, 2008

Sheet 89 of 64

BATTERY IN DETECT




ADAPTER IN DETECT




+2.5VREF


# SUSB#\_PWR POWER






# SUSC#\_PWR POWER




POWER GOOD DETECTOR





FOR POWER TEST



<Variant Name>

ASUS®		Title :POWER_SIGNAL	
ASUSTeK COMPUTER INC. NB		Engineer:	
Size	Project Name	Rev	
Custom	F6V	1.0	
Date: Friday, September 26, 2008		Sheet	93 of 64

